OpenSSL Observable Differences in Behavior to Error Inputs Vulnerability (CVE-2018-5407)
Description
Simultaneous Multi-threading (SMT) in processors can enable local users to exploit software vulnerable to timing attacks via a side-channel timing attack on 'port contention'.